Abstract-Modulation schemes can significantly change the performance of a power converter in steady state, and they have been extensively studied, but mostly directed to three-phase topologies, where triplen offsets are added. Single-phase systems, including ac-dc-ac systems, are less widely pursued, even though various topologies have been proposed. The motivation of this paper is to study two promising single-phase ac-dc-ac converters using reduced number of switches, and subsequently proposes new modulation schemes for them. The proposed schemes help the converters to achieve a better thermal spread among their switches, while keeping their dc-link voltages low. Single points of failure are thus minimized, allowing the converters to have longer lifetimes. Simulation and experimental results have demonstrated the intended performances and hence verifying the idea.
INTRODUCTION
Different modulation schemes applied to a converter are known to produce different performance features in terms of harmonics, power losses and maximum modulation indexes [1] [2] [3] [4] [5] [6] [7] [8] . The derivations are almost always done by adding a common offset to the modulating sine references used by the basic SPWM, e.g. pulse-width modulation (PWM), 60 -and 30 -discontinuous PWM [3] , [4] to just name a few. These schemes can alternatively be analyzed by using explicit space vectors [5] , [6] , which if implemented using built-in timers of digital signal processors, are not greatly different from sinetriangle comparison. The same sine-triangle comparison and adding of common offset can also be applied to a single-phase dc-ac or ac-dc system, but are comparably less studied since the choices for offset are not many. Performance advantages expected from modulation modifications for a single-phase system are therefore not as wide as for a three-phase system. Although this is generally true, there may be an exception with single-phase ac-dc-ac systems implemented using reducedswitch topologies. Less switches in these topologies usually lead to interdependencies between their ac inputs and outputs, and hence a different set of performance requirements, which is presently not thoroughly discussed in the literature. It is thus chosen as the theme of this paper, by proposing modulation schemes for two six-switch ac-dc-ac converters. The first is the promising B6 ac-dc-ac converter mentioned since year 2001 [9] [10] [11] [12] [13] [14] [15] [16] , as shown in Fig. 1(a) . Its topological layout is not different from a three-phase six-switch converter, but one phase-leg is tied to the single-phase ac input, and another is tied to the single-phase ac output. The last phase-leg is shared between the input and output as their respective return paths. Therefore, when compared with two full-bridge converters connected back-to-back, the B6 ac-dc-ac converter uses two lesser switches, while generating lower losses in some of the remaining switches. Another reduced-switch topology investigated here is the six-switch ac-dc-ac converter [17] [18] [19] [20] , as shown in Fig. 1(b) , which is a single-phase version of the nine-switch converter proposed recently [21] [22] [23] [24] . The six switches are divided equally between two phase-legs sharing a common dc-link in parallel. Each phase-leg with three switches can then form two ac terminals per phase-leg. With two phase-legs, two upper ac terminals and two lower ac terminals are thus formed for connecting a source and a load. As the switches are arranged equally along the vertical sides of a 'H', this topology will hence be referred to as the H6 acdc-ac converter. Both of these two converters have been tested as a UPS, a power conditioner and a power decoupling converter [11] [12] [13] [14] [15] [16] , [20] , [23] , [25] .
The B6-and H6-converters use the same number of switches, and face two similar concerns. The first is their higher dc-link voltages induced by improper modulation, and the second is their unequal thermal distribution among switches. The intention of this paper is thus to propose modulation schemes that can resolve both concerns for the converters, after studying their sources of problems in details. Simulation and experimental results obtained have validated the modulation concepts discussed.
II. B6 AC-DC-AC CONVERTER

A. Minimum DC-Link Voltage
In B6 converter, the normalized expressions of the input and output with respect to half of the dc-link voltage are as follow, (1) where and are modulation indexes, is the fundamental angular frequency, and is the phase displacement between the two voltages. The simplest way of assigning modulating references to the three phase-legs will then probably be (2) with the shared phase-leg producing zero voltage with respect to the (virtual) midpoint of the dc-link, and it is also illustrated in Fig. 2(a) with .
, and
The DC link voltage can actually be much reduced, as shown in Fig. 2 
The minimum carrier peak (or half normalized dc-link voltage) required is then given by (4). The thermal distribution of switches can be improved, while retaining minimum dc-link voltage expressed in (4) . Before explaining the method, an assumption related to the input and output currents is clarified using their expressions in (5), defined in terms of their magnitudes and , and phases and . (9) with . ,
These currents, according to Fig 
Based on (5) and (6), the assumption made for the B6 converter is . Otherwise, with a larger flowing through the shared phase-leg, the incentive for using the B6 converter is greatly reduced when compared with two full-bridges connected back-to-back. Now, with kept small, conduction and switching losses of the shared phase-leg will be comparably lower than those of the two non-shared phaselegs. Loss reduction through modulation changes should hence direct more at the two non-shared phase-legs, attempting to bring their losses closer to those of the shared phase-leg. The concepts involved can be explained using the simplest reference assignment defined in (2) and its sine-triangle arrangement drawn in Fig. 3 (a) for . In Fig. 3 , the carrier peak has been indicated as , where is a small safety margin added for preventing over-modulation. Even so, the carrier in Fig. 3 (a) is still smaller than the references. After adding the offset, all references will be confined within the carrier band, as illustrated later. Returning to Fig. 3 (a) , its reference polarities allow each fundamental cycle to be divided into two categories. In the first one, and from (2) are located in the same side of , so the reference with larger absolute value between and should be clamped to the top or bottom rail of the carrier depending on the polarity of that reference, as given by (7). In the second category, and from (2) are located to the opposite sides of , thus which one between and will have DPWM depends on the comparison of and . The phase with larger instantaneous current is preferable to have DPWM, as given by (8) . With the offsets, the new references that can achieve both improved thermal distribution and minimum dc-link voltage are generated by (9) , and they are also demonstrated in Fig. 3(b) ( ), where the original references from (2) are illustrated in Fig. 3(a) . As seen the DC-link voltage with the proposed method is minimized considering a safety margin and much lower than that from (2) , and the sharing of the reference clamping between phase a and phase c matches the analysis very well.
Category 1:
, from (2)
III. H6 AC-DC-AC CONVERTER
A. Minimum DC-Link Voltage
The switching of H6 converter is constrained such that at any time, only two switches are conducting. The constraint faced by the three-switch phase-leg is thus its inability to produce and simultaneously, where and are potentials of nodes U and D in Fig. 1(b) with respect to the virtual dc-link midpoint. In terms of carrier-based modulation, the constraint can be followed easily by always placing modulating reference of the upper terminal above that of the lower terminal from the same phase-leg, like shown in Fig. 4 (a) , where they marginally touch each other for demonstrating the closest they can be placed. Thus, the minimum dc-link voltage demanded by the H6 converter is larger than that expected from a normal full-bridge converter, except when the phase shift between the two references per phase-leg is zero like drawn in Fig. 4 (b) , where carrier peak will only be equal to the largest reference peak. The minimum carrier peak (or half normalized dc-link voltage) expected from the H6 converter is thus , if the modulating references used for the two phase-legs are defined in accordance to (10) , where , , and are the corresponding reference magnitudes. This is also the minimum carrier peak required by a normal full-bridge converter when modulated with the same operating conditions. Normalized lower ac voltage: (10) where and are dc offsets added for ensuring that the upper reference is always above the lower reference from the same phase-leg.
B. Offset for Improving Thermal Distribution
The loss distribution of H6 converters is similar with nineswitch converter, where the latter has been analyzed in [8] . Generally, in each half switching cycle SA1 and SA3 will have switch current cancellation during the intervals T 1 and T 3 , respectively, as shown in Fig. 5 , while SA2 will have it during the interval T 2. Normally, the two references are made close to each other to achieve a lower DC link voltage as analyzed above, thus the current cancellation in SA1 and SA3 are much more significant than SA2. Besides, SA2 has double number of switching count compared with SA1 and SA3. Therefore, SA2 has the highest loss and temperature, which is also reported in [6] . The method to improve the loss distribution and at the same time retain the minimum DC link voltage by reference generating is then proposed and it is illustrated as follows, First phase-leg:
Second phase-leg: where is a safety margin. The new references are shown in Fig. 6 . As seen, the minimum DC link voltage is retained while the distance between the upper and lower references is significantly increased. Thus the loss of SA2 is expected to be reduced. Moreover, with the proposed method the phase displacement between the upper and lower references can be at least , which is sizable compared to zero in Fig. 4(b) .
Switch Currents
IV. EXPERIMENTAL RESULTS
Experiments are performed on both B6-and H6-prototypes using common parameters listed in Table I . Their obtained results are described as follows. (2) and (b) discontinuous scheme in (9). Fig. 7 (a) shows the performance of continuous scheme generated by (2) . The modulating references actually match those shown in Fig. 2 (a) , except with set to instead of zero. The minimum dc-link voltage needed in this case must hence be doubled. The dc-link voltage is actually raised to 340 V with a small safety margin included for avoiding overmodulation, instead of the 190 V given in Table I . Its accompanied losses are computed and tabulated in Fig. 8 (a) , where the shared phase-leg producing lower losses can clearly be seen. Now, with the converter modulated by the proposed scheme represented by (9) , the switched voltages change to those shown in Fig. 7 (b) , where discontinuous clamping can clearly be seen. However, instead of clamping the three phaselegs uniformly, clamping is done only by the two non-shared phase-legs since their losses are higher than those of the shared phase-leg.
Losses generated by the B6 converter with the proposed discontinuous scheme are subsequently computed and tabulated in Fig. 8 (b) , which when compared with Fig. 8 (a) , are lower. These lower losses are obtained without raising the carrier frequency for the proposed discontinuous scheme, which unlike conventional three-phase discontinuous schemes has a continuously switched shared phase-leg. Raising the carrier frequency will hence increase losses from this phaseleg, which ideally, should be avoided. Other than lower total losses, Fig. 8 (b) also shows that the difference in losses between the shared and non-shared phase-legs is smaller than that in Fig. 8 (a) . This is the expected outcome since the proposed scheme only clamps the non-shared phase-legs with higher losses, and not the shared phase-leg with lower losses. Corresponding results obtained with the H6 ac-dc-ac converter using parameters given in Table I are shown in Fig.  9 and Fig. 10 . Fig. 9 (a) shows switched voltages and terminal currents obtained when modulated using those continuous reference expressions given in (10) and drawn in Fig. 4 (a) ( in this case is ). The dc-link voltage needed by the H6 converter must then be raised to 240 V with a small safety margin included for avoiding over-modulation. The resulting losses generated by switches in a phase-leg are computed and plotted in Fig. 10 (a) , which clearly shows the middle switch SA2 stressed more. The difference in stress experienced by SA2 will be even larger when the two terminal currents and per phase-leg in Fig. 1(b) are exactly the same. This is however not the case in Fig. 10 (a) , where the phase-shift between the currents is noted to be . Now, with the H6 converter modulated by the proposed discontinuous scheme in (11), its switched voltages change to those shown in Fig. 9 (b) , where four distinct intervals per fundamental cycle can be seen. Beginning from the vertical axis, the first interval noted does not have any clamping, and is hence not greatly different from the earlier mentioned continuous scheme. The second interval has SA1 clamped to the upper dc rail, and hence T 1 in Fig. 5 reduces to zero. The remaining SA2 and SA3 then switch in complement like in a standard two-switch phase-leg with SA2 no longer switching twice per half carrier period. Moreover, since in Fig. 1 (b) during this interval is positive, it flows through the antiparallel diode of SA1 rather than its transistor. The amount of switching losses reduced will hence be smaller than the next two intervals.
B. H6 Converter
The third interval followed in Fig. 9 (b) has both SA1 clamped to the upper dc rail and SA3 clamped to the lower dc rail, to reduce both T 1 and T 3 to zero. Switch SA2 in this interval is therefore always turned off with no switching and conduction losses. The last interval in Fig. 9 (b) eventually has only SA3 tied to the lower dc rail, while current in Fig. 1(b) is negative. Current therefore flows through the transistor of SA3, and not its antiparallel diode. Reduction of switching losses of SA3 in this last interval will therefore be more prominent than that of SA1 in the second interval. The remaining SA1 and SA2 in the last interval will then switch in complement like in a standard two-switch phase-leg with SA2 no longer commutating twice per half carrier period. Summarizing the four intervals, the heating stress of SA2 will be brought down significantly, as demonstrated by individual switch losses plotted in Fig. 10 (b) for the proposed discontinuous scheme. This is in addition to the lower dc-link voltage of 190 V needed, and bigger phase-shift permitted between the two modulating references per phase-leg.
V. CONCLUSION
This paper analyzes the constraints and performance characteristics inherited by the reduced-switch B6 and H6 single-phase ac-dc-ac converters. The understanding gained is then used to develop new discontinuous modulation schemes for the converters with the common purpose to better spread the losses among their switches, while keeping their dc-link voltage low. Experimental results obtained have validated these expectations, and have demonstrated certain unique features of the schemes. For the single-phase B6 converter, it has been demonstrated that discontinuous clamping is performed by only the two non-shared phase-legs, rather than distributed evenly among the phase-legs like in a three-phase system. On the other hand, the H6 converter has the upper and lower references pushed to the top and bottom rails of the carrier, respectively, for lowering the stress of the middle switch. A better thermal distribution is therefore experienced by the two converters as expected.
